
PIC18F85J11 FAMILY
DS39774D-page 106
2010 Microchip Technology Inc.
8.6.4
16-BIT MODE TIMING
The presentation of control signals on the external
memory bus is different for the various operating
modes. Typical signal timing diagrams are shown in
FIGURE 8-4:
EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED
MICROCONTROLLER MODE)
FIGURE 8-5:
EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED
MICROCONTROLLER MODE)
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
A<19:16>
ALE
OE
AD<15:0>
CE
Opcode Fetch
TBLRD *
TBLRD
Cycle 1
ADDLW
55h
from 000100h
Q2
Q1
Q3
Q4
0Ch
CF33h
TBLRD
92h
from 199E67h
9256h
from 000104h
Memory
Cycle
Instruction
Execution
INST(PC – 2)
TBLRD
Cycle 2
MOVLW
55h
from 000102h
MOVLW
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
A<19:16>
ALE
OE
3AAAh
AD<15:0>
00h
CE
Opcode Fetch
SLEEP
from 007554h
Q1
Bus Inactive
0003h
3AABh
0E55h
Memory
Cycle
Instruction
Execution
INST(PC – 2)
Sleep Mode,
MOVLW
55h
from 007556h